CMOS-Compatible Protonic Synapse Technology

for Analog AI Training Accelerators

Dingyu Shen Supervisor: Jesús A. del Alamo Massachusetts Institute of Technology

Acknowledgment: MIT-IBM Watson AI Lab, Ericsson, MIT Quest for Intelligence





Al accelerators and processors: peak performance vs. power



Trade-off between performance and power





Existing AI hardware based on Si CMOS technology



📲 🕴 MIT AI Hardware Program



Unsustainable trajectory of existing AI hardware







AI hardware: new concepts needed



Al compute demands growing exponentially



MIT AI Hardware Program



Al compute demands growing exponentially





7

Deep Neural Networks: Data represented at multiple levels of abstraction





DNN heart: multiplication and accumulation (MAC)







Analog Neural Networks for deep learning



MIT AI Hardware Program

School of Engineering

Desired characteristics for programmable resistors



- Desired characteristics are relatively well ulletunderstood:
 - G~0.1 μS
 - Large dynamic range (~10x)
 - Fine-tunable (~1000 levels)
 - High speed (ns)

• High efficiency (sub-pJ)

• Low variability

Symmetric modulation

- High endurance
- Good retention
- CMOS compatible

Gokmen, Front Neurosci 2016

Conductance modulated through application of pulses

 No known technology today meets all requirements



Ion-Intercalation non-volatile programmable resistor

del Alamo group at MIT: protonic synapse based on WO₃



Pd/PSG/WO3 self-aligned nanoscale device



CMOS-compatible materials and thermal budget



Goals for ongoing research



Vertical integration of protonic

synapses on top of Si CMOS

MIT AI Hardware Program

CMOS-compatible process

Device fully encapsulated •

protonation as part of process •

Joint 200 mm process with IBM ٠



Devices scaled onto 200 mm wafers



MIT AI Hardware Program



Test results for devices scaled onto 200 mm wafers



- Strong conductance modulation: ratio of 3:1
- Short pulses: 20us
- Nearly symmetric modulation

Test results for devices scaled onto 200 mm wafers



Good retention over 20s



Conclusions and future work

Conclusions:

- CMOS-compatible process designed
- In-situ protonation and encapsulation method developed
- Joint process of 200mm wafers between
 MIT.Nano and IBM demonstrated

Future work:

- High performance nanoscale device
- Demonstration of arrays and integration opportunity with CMOS circuits with IBM
 hards

Continuous progress in Al hardware will demand:

- new electronics
- based on new devices
- built with new materials
- operating under new physical principles

Wonderful new opportunities for hardware innovations!







